

Quiz # 03 (2)

Course Title: Microprocessors and Assembly Language
Course ID: CSE - 4503

Total Marks: 15

Time: 25 Mins.

Student Id:

Obtained Marks:

-
- Q1.** Define the followings: (i) Signal Duty Cycle, (ii) Machine Cycle, (iii) Instruction Cycle **03**
- Q2.** Suppose, while debugging an assembly language program the values of the registers are: **06**
Flag=FEB9h, IP=0102h, CS=0700h, SP=FFFAh. Now, if INT 00100001B is requested, derive the memory addresses from where the new IP and CS can be retrieved; Also show the step-by-step changes in memory contents of stack segment along with corresponding SP values while handling the interrupt by the 8086 microprocessor.
- Q3.** Draw the details of READ Bus timing diagram showing all the necessary/required signals of **06**
8086. You should consider that the read operation is to be made from an input device with port address of 10000H. Consider that there is 3 WAIT states, interrupt flag is SET and DS register is in use for data accessing.
-